Report Generated by Test Manager

Title: Sensor_Measurements_Test_Report
Author: Tridib Banik
Date: 01-Feb-2026 18:38:58

Test Environment

Platform: PCWIN64
MATLAB: (R2023b)

Summary

Name	Outcome	Duration (Seconds)
Results: 2026-Feb-01 18:36:59	✔	15.57
SensorMeasurements_Test_Cases	✔	14.791
SensorValidity_and_HVBatRdy_Test_Suite	✔	14.791
SensorValidity_and_HVBatRdy	✔	14.79

Results: 2026-Feb-01 18:36:59

Result Type:	Result Set
Parent:	None
Start Time:	01-Feb-2026 18:37:07
End Time:	01-Feb-2026 18:37:22
Outcome:	Total: 1, Passed: 1

Back to Report Summary

SensorMeasurements_Test_Cases

Test Result Information

Result Type:	Test File Result
Parent:	Results: 2026-Feb-01 18:36:59
Start Time:	01-Feb-2026 18:37:07
End Time:	01-Feb-2026 18:37:21
Outcome:	Total: 1, Passed: 1

Test Suite Information

Name:	SensorMeasurements_Test_Cases

Back to Report Summary

SensorValidity_and_HVBatRdy_Test_Suite

Test Result Information

Result Type:	Test Suite Result
Parent:	SensorMeasurements_Test_Cases
Start Time:	01-Feb-2026 18:37:07
End Time:	01-Feb-2026 18:37:21
Outcome:	Total: 1, Passed: 1

Test Suite Information

Name:	SensorValidity_and_HVBatRdy_Test_Suite

Back to Report Summary

SensorValidity_and_HVBatRdy

Test Result Information

Result Type:	Test Case Result
Parent:	SensorValidity_and_HVBatRdy_Test_Suite
Start Time:	01-Feb-2026 18:37:07
End Time:	01-Feb-2026 18:37:21
Outcome:	Passed

Test Case Information

Name:	SensorValidity_and_HVBatRdy
Type:	Baseline Test

Verify Result

Name	Link to Plot
Test Assessment Block/.../step_1_1:verify(CellVltLow == false)	Link
Test Assessment Block/.../step_1_1:verify(CellVltHigh == false)	Link
Test Assessment Block/.../step_1_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_1_1:verify(ModTempHigh == false)	Link
Test Assessment Block/.../step_1_1:verify(HVBatRdy == 1)	Link
Test Assessment Block/.../step_1_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_1_1:verify(HVBatCellVltMinV == 0)	Link
Test Assessment Block/.../step_1_1:verify(HVBatCellVltMaxV == 0)	Link
Test Assessment Block/.../step_1_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_1_1:verify(HVBatModTempMinV == 0)	Link
Test Assessment Block/.../step_1_1:verify(HVBatModTempMaxV == 0)	Link
Test Assessment Block/.../step_1_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_1_1:verify(HVBatClgInletTempV == 0)	Link
Test Assessment Block/.../step_1_1:verify(CellVltLow == true)	Link
Test Assessment Block/.../step_1_1:verify(CellVltHigh == false)	Link
Test Assessment Block/.../step_1_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_1_1:verify(ModTempHigh == false)	Link
Test Assessment Block/.../step_1_1:verify(HVBatRdy == 0)	Link
Test Assessment Block/.../step_1_1:verify(HVBatCellVltAvgV == 0)	Link

Test Assessment Block/.../step_1_1:verify(HVBatCellVltMinV == 0)	Link
Test Assessment Block/.../step_1_1:verify(HVBatCellVltMaxV == 0)	Link
Test Assessment Block/.../step_1_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_1_1:verify(HVBatModTempMinV == 0)	Link
Test Assessment Block/.../step_1_1:verify(HVBatModTempMaxV == 0)	Link
Test Assessment Block/.../step_1_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_1_1:verify(HVBatClgInletTempV == 0)	Link
Test Assessment Block/.../step_2_1:verify(CellVltLow == false)	Link
Test Assessment Block/.../step_2_1:verify(CellVltHigh == true)	Link
Test Assessment Block/.../step_2_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_2_1:verify(ModTempHigh == false)	Link
Test Assessment Block/.../step_2_1:verify(HVBatRdy == 0)	Link
Test Assessment Block/.../step_2_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_2_1:verify(HVBatCellVltMinV == 0)	Link
Test Assessment Block/.../step_2_1:verify(HVBatCellVltMaxV == 0)	Link
Test Assessment Block/.../step_2_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_2_1:verify(HVBatModTempMinV == 0)	Link
Test Assessment Block/.../step_2_1:verify(HVBatModTempMaxV == 0)	Link
Test Assessment Block/.../step_2_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_2_1:verify(HVBatClgInletTempV == 0)	Link
Test Assessment Block/.../step_3_1:verify(CellVltLow == false)	Link
Test Assessment Block/.../step_3_1:verify(CellVltHigh == false)	Link
Test Assessment Block/.../step_3_1:verify(ModTempLow == true)	Link
Test Assessment Block/.../step_3_1:verify(ModTempHigh == false)	Link
Test Assessment Block/.../step_3_1:verify(HVBatRdy == 0)	Link
Test Assessment Block/.../step_3_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_3_1:verify(HVBatCellVltMinV == 0)	Link
Test Assessment Block/.../step_3_1:verify(HVBatCellVltMaxV == 0)	Link
Test Assessment Block/.../step_3_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_3_1:verify(HVBatModTempMinV == 0)	Link
Test Assessment Block/.../step_3_1:verify(HVBatModTempMaxV == 0)	Link
Test Assessment Block/.../step_3_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_3_1:verify(HVBatClgInletTempV == 0)	Link
Test Assessment Block/.../step_4_1:verify(CellVltLow == false)	Link
Test Assessment Block/.../step_4_1:verify(CellVltHigh == false)	Link
Test Assessment Block/.../step_4_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_4_1:verify(ModTempHigh == true)	Link

Test Assessment Block/.../step_4_1:verify(HVBatRdy == 0)	Link
Test Assessment Block/.../step_4_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_4_1:verify(HVBatCellVltMinV == 0)	Link
Test Assessment Block/.../step_4_1:verify(HVBatCellVltMaxV == 0)	Link
Test Assessment Block/.../step_4_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_4_1:verify(HVBatModTempMinV == 0)	Link
Test Assessment Block/.../step_4_1:verify(HVBatModTempMaxV == 0)	Link
Test Assessment Block/.../step_4_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_4_1:verify(HVBatClgInletTempV == 0)	Link
Test Assessment Block/.../step_5_1:verify(CellVltLow == true)	Link
Test Assessment Block/.../step_5_1:verify(CellVltHigh == false)	Link
Test Assessment Block/.../step_5_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_5_1:verify(ModTempHigh == true)	Link
Test Assessment Block/.../step_5_1:verify(HVBatRdy == 0)	Link
Test Assessment Block/.../step_5_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_5_1:verify(HVBatCellVltMinV == 0)	Link
Test Assessment Block/.../step_5_1:verify(HVBatCellVltMaxV == 0)	Link
Test Assessment Block/.../step_5_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_5_1:verify(HVBatModTempMinV == 0)	Link
Test Assessment Block/.../step_5_1:verify(HVBatModTempMaxV == 0)	Link
Test Assessment Block/.../step_5_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_5_1:verify(HVBatClgInletTempV == 0)	Link
Test Assessment Block/.../step_6_1:verify(CellVltLow == false)	Link
Test Assessment Block/.../step_6_1:verify(CellVltHigh == false)	Link
Test Assessment Block/.../step_6_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_6_1:verify(ModTempHigh == false)	Link
Test Assessment Block/.../step_6_1:verify(HVBatRdy == 1)	Link
Test Assessment Block/.../step_6_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_6_1:verify(HVBatCellVltMinV == 0)	Link
Test Assessment Block/.../step_6_1:verify(HVBatCellVltMaxV == 0)	Link
Test Assessment Block/.../step_6_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_6_1:verify(HVBatModTempMinV == 0)	Link
Test Assessment Block/.../step_6_1:verify(HVBatModTempMaxV == 0)	Link
Test Assessment Block/.../step_6_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_6_1:verify(HVBatClgInletTempV == 0)	Link
Test Assessment Block/.../step_7_1:verify(CellVltLow == true)	Link
Test Assessment Block/.../step_7_1:verify(CellVltHigh == false)	Link

Test Assessment Block/.../step_7_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_7_1:verify(ModTempHigh == false)	Link
Test Assessment Block/.../step_7_1:verify(HVBatRdy == 0)	Link
Test Assessment Block/.../step_7_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_7_1:verify(HVBatCellVltMinV == 0)	Link
Test Assessment Block/.../step_7_1:verify(HVBatCellVltMaxV == 0)	Link
Test Assessment Block/.../step_7_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_7_1:verify(HVBatModTempMinV == 0)	Link
Test Assessment Block/.../step_7_1:verify(HVBatModTempMaxV == 0)	Link
Test Assessment Block/.../step_7_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_7_1:verify(HVBatClgInletTempV == 0)	Link
Test Assessment Block/.../step_8_1:verify(CellVltLow == true)	Link
Test Assessment Block/.../step_8_1:verify(CellVltHigh == false)	Link
Test Assessment Block/.../step_8_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_8_1:verify(ModTempHigh == false)	Link
Test Assessment Block/.../step_8_1:verify(HVBatRdy == 0)	Link
Test Assessment Block/.../step_8_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_8_1:verify(HVBatCellVltMinV == 1)	Link
Test Assessment Block/.../step_8_1:verify(HVBatCellVltMaxV == 0)	Link
Test Assessment Block/.../step_8_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_8_1:verify(HVBatModTempMinV == 0)	Link
Test Assessment Block/.../step_8_1:verify(HVBatModTempMaxV == 0)	Link
Test Assessment Block/.../step_8_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_8_1:verify(HVBatClgInletTempV == 0)	Link
Test Assessment Block/.../step_9_1:verify(CellVltLow == true)	Link
Test Assessment Block/.../step_9_1:verify(CellVltHigh == true)	Link
Test Assessment Block/.../step_9_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_9_1:verify(ModTempHigh == false)	Link
Test Assessment Block/.../step_9_1:verify(HVBatRdy == 0)	Link
Test Assessment Block/.../step_9_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_9_1:verify(HVBatCellVltMinV == 1)	Link
Test Assessment Block/.../step_9_1:verify(HVBatCellVltMaxV == 0)	Link
Test Assessment Block/.../step_9_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_9_1:verify(HVBatModTempMinV == 0)	Link
Test Assessment Block/.../step_9_1:verify(HVBatModTempMaxV == 0)	Link
Test Assessment Block/.../step_9_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_9_1:verify(HVBatClgInletTempV == 0)	Link

Test Assessment Block/.../step_10_1:verify(CellVltLow == true)	Link
Test Assessment Block/.../step_10_1:verify(CellVltHigh == true)	Link
Test Assessment Block/.../step_10_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_10_1:verify(ModTempHigh == false)	Link
Test Assessment Block/.../step_10_1:verify(HVBatRdy == 0)	Link
Test Assessment Block/.../step_10_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_10_1:verify(HVBatCellVltMinV == 1)	Link
Test Assessment Block/.../step_10_1:verify(HVBatCellVltMaxV == 1)	Link
Test Assessment Block/.../step_10_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_10_1:verify(HVBatModTempMinV == 0)	Link
Test Assessment Block/.../step_10_1:verify(HVBatModTempMaxV == 0)	Link
Test Assessment Block/.../step_10_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_10_1:verify(HVBatClgInletTempV == 0)	Link
Test Assessment Block/.../step_11_1:verify(CellVltLow == true)	Link
Test Assessment Block/.../step_11_1:verify(CellVltHigh == true)	Link
Test Assessment Block/.../step_11_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_11_1:verify(ModTempHigh == false)	Link
Test Assessment Block/.../step_11_1:verify(HVBatRdy == 0)	Link
Test Assessment Block/.../step_11_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_11_1:verify(HVBatCellVltMinV == 1)	Link
Test Assessment Block/.../step_11_1:verify(HVBatCellVltMaxV == 1)	Link
Test Assessment Block/.../step_11_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_11_1:verify(HVBatModTempMinV == 0)	Link
Test Assessment Block/.../step_11_1:verify(HVBatModTempMaxV == 0)	Link
Test Assessment Block/.../step_11_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_11_1:verify(HVBatClgInletTempV == 0)	Link
Test Assessment Block/.../step_12_1:verify(CellVltLow == true)	Link
Test Assessment Block/.../step_12_1:verify(CellVltHigh == true)	Link
Test Assessment Block/.../step_12_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_12_1:verify(ModTempHigh == false)	Link
Test Assessment Block/.../step_12_1:verify(HVBatRdy == 0)	Link
Test Assessment Block/.../step_12_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_12_1:verify(HVBatCellVltMinV == 1)	Link
Test Assessment Block/.../step_12_1:verify(HVBatCellVltMaxV == 1)	Link
Test Assessment Block/.../step_12_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_12_1:verify(HVBatModTempMinV == 1)	Link
Test Assessment Block/.../step_12_1:verify(HVBatModTempMaxV == 0)	Link

Test Assessment Block/.../step_12_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_12_1:verify(HVBatClgInletTempV == 0)	Link
Test Assessment Block/.../step_13_1:verify(CellVltLow == true)	Link
Test Assessment Block/.../step_13_1:verify(CellVltHigh == true)	Link
Test Assessment Block/.../step_13_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_13_1:verify(ModTempHigh == false)	Link
Test Assessment Block/.../step_13_1:verify(HVBatRdy == 0)	Link
Test Assessment Block/.../step_13_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_13_1:verify(HVBatCellVltMinV == 1)	Link
Test Assessment Block/.../step_13_1:verify(HVBatCellVltMaxV == 1)	Link
Test Assessment Block/.../step_13_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_13_1:verify(HVBatModTempMinV == 1)	Link
Test Assessment Block/.../step_13_1:verify(HVBatModTempMaxV == 0)	Link
Test Assessment Block/.../step_13_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_13_1:verify(HVBatClgInletTempV == 0)	Link
Test Assessment Block/.../step_14_1:verify(CellVltLow == true)	Link
Test Assessment Block/.../step_14_1:verify(CellVltHigh == true)	Link
Test Assessment Block/.../step_14_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_14_1:verify(ModTempHigh == false)	Link
Test Assessment Block/.../step_14_1:verify(HVBatRdy == 0)	Link
Test Assessment Block/.../step_14_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_14_1:verify(HVBatCellVltMinV == 1)	Link
Test Assessment Block/.../step_14_1:verify(HVBatCellVltMaxV == 1)	Link
Test Assessment Block/.../step_14_1:verify(HVBatModTempAvgV == 0)	Link
Test Assessment Block/.../step_14_1:verify(HVBatModTempMinV == 1)	Link
Test Assessment Block/.../step_14_1:verify(HVBatModTempMaxV == 1)	Link
Test Assessment Block/.../step_14_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_14_1:verify(HVBatClgInletTempV == 0)	Link
Test Assessment Block/.../step_15_1:verify(CellVltLow == false)	Link
Test Assessment Block/.../step_15_1:verify(CellVltHigh == false)	Link
Test Assessment Block/.../step_15_1:verify(ModTempLow == false)	Link
Test Assessment Block/.../step_15_1:verify(ModTempHigh == false)	Link
Test Assessment Block/.../step_15_1:verify(HVBatRdy == 1)	Link
Test Assessment Block/.../step_15_1:verify(HVBatCellVltAvgV == 0)	Link
Test Assessment Block/.../step_15_1:verify(HVBatCellVltMinV == 0)	Link
Test Assessment Block/.../step_15_1:verify(HVBatCellVltMaxV == 0)	Link
Test Assessment Block/.../step_15_1:verify(HVBatModTempAvgV == 0)	Link

Test Assessment Block/.../step_15_1:verify(HVBatModTempMinV == 0)	Link
Test Assessment Block/.../step_15_1:verify(HVBatModTempMaxV == 0)	Link
Test Assessment Block/.../step_15_1:verify(HVBatClgOutletTempV == 0)	Link
Test Assessment Block/.../step_15_1:verify(HVBatClgInletTempV == 0)	Link

Name
Test Assessment Block/.../step_1_1:verify(CellVltLow == false)
Test Assessment Block/.../step_1_1:verify(CellVltHigh == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_1_1:verify(ModTempLow == false)
Test Assessment Block/.../step_1_1:verify(ModTempHigh == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_1_1:verify(HVBatRdy == 1)
Test Assessment Block/.../step_1_1:verify(HVBatCellVltAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_1_1:verify(HVBatCellVltMinV == 0)
Test Assessment Block/.../step_1_1:verify(HVBatCellVltMaxV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_1_1:verify(HVBatModTempAvgV == 0)
Test Assessment Block/.../step_1_1:verify(HVBatModTempMinV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_1_1:verify(HVBatModTempMaxV == 0)
Test Assessment Block/.../step_1_1:verify(HVBatClgOutletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_1_1:verify(HVBatClgInletTempV == 0)
Test Assessment Block/.../step_1_1:verify(CellVltLow == true)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_1_1:verify(CellVltHigh == false)
Test Assessment Block/.../step_1_1:verify(ModTempLow == false)



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_1_1:verify(ModTempHigh == false)
Test Assessment Block/.../step_1_1:verify(HVBatRdy == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_1_1:verify(HVBatCellVltAvgV == 0)
Test Assessment Block/.../step_1_1:verify(HVBatCellVltMinV == 0)



Back to Report SummaryBack to Signal Summary

Name
Test Assessment Block/.../step_1_1:verify(HVBatCellVltMaxV == 0)
Test Assessment Block/.../step_1_1:verify(HVBatModTempAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_1_1:verify(HVBatModTempMinV == 0)
Test Assessment Block/.../step_1_1:verify(HVBatModTempMaxV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_1_1:verify(HVBatClgOutletTempV == 0)
Test Assessment Block/.../step_1_1:verify(HVBatClgInletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_2_1:verify(CellVltLow == false)
Test Assessment Block/.../step_2_1:verify(CellVltHigh == true)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_2_1:verify(ModTempLow == false)
Test Assessment Block/.../step_2_1:verify(ModTempHigh == false)



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_2_1:verify(HVBatRdy == 0)
Test Assessment Block/.../step_2_1:verify(HVBatCellVltAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_2_1:verify(HVBatCellVltMinV == 0)
Test Assessment Block/.../step_2_1:verify(HVBatCellVltMaxV == 0)



[Back to Report SummaryBack to Signal Summary]

Name
Test Assessment Block/.../step_2_1:verify(HVBatModTempAvgV == 0)
Test Assessment Block/.../step_2_1:verify(HVBatModTempMinV == 0)



Back to Report SummaryBack to Signal Summary

Name
Test Assessment Block/.../step_2_1:verify(HVBatModTempMaxV == 0)
Test Assessment Block/.../step_2_1:verify(HVBatClgOutletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_2_1:verify(HVBatClgInletTempV == 0)
Test Assessment Block/.../step_3_1:verify(CellVltLow == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_3_1:verify(CellVltHigh == false)
Test Assessment Block/.../step_3_1:verify(ModTempLow == true)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_3_1:verify(ModTempHigh == false)
Test Assessment Block/.../step_3_1:verify(HVBatRdy == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_3_1:verify(HVBatCellVltAvgV == 0)
Test Assessment Block/.../step_3_1:verify(HVBatCellVltMinV == 0)



Back to Report SummaryBack to Signal Summary

Name
Test Assessment Block/.../step_3_1:verify(HVBatCellVltMaxV == 0)
Test Assessment Block/.../step_3_1:verify(HVBatModTempAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_3_1:verify(HVBatModTempMinV == 0)
Test Assessment Block/.../step_3_1:verify(HVBatModTempMaxV == 0)



Back to Report SummaryBack to Signal Summary

Name
Test Assessment Block/.../step_3_1:verify(HVBatClgOutletTempV == 0)
Test Assessment Block/.../step_3_1:verify(HVBatClgInletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_4_1:verify(CellVltLow == false)
Test Assessment Block/.../step_4_1:verify(CellVltHigh == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_4_1:verify(ModTempLow == false)
Test Assessment Block/.../step_4_1:verify(ModTempHigh == true)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_4_1:verify(HVBatRdy == 0)
Test Assessment Block/.../step_4_1:verify(HVBatCellVltAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_4_1:verify(HVBatCellVltMinV == 0)
Test Assessment Block/.../step_4_1:verify(HVBatCellVltMaxV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_4_1:verify(HVBatModTempAvgV == 0)
Test Assessment Block/.../step_4_1:verify(HVBatModTempMinV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_4_1:verify(HVBatModTempMaxV == 0)
Test Assessment Block/.../step_4_1:verify(HVBatClgOutletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_4_1:verify(HVBatClgInletTempV == 0)
Test Assessment Block/.../step_5_1:verify(CellVltLow == true)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_5_1:verify(CellVltHigh == false)
Test Assessment Block/.../step_5_1:verify(ModTempLow == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_5_1:verify(ModTempHigh == true)
Test Assessment Block/.../step_5_1:verify(HVBatRdy == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_5_1:verify(HVBatCellVltAvgV == 0)
Test Assessment Block/.../step_5_1:verify(HVBatCellVltMinV == 0)



Back to Report SummaryBack to Signal Summary

Name
Test Assessment Block/.../step_5_1:verify(HVBatCellVltMaxV == 0)
Test Assessment Block/.../step_5_1:verify(HVBatModTempAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_5_1:verify(HVBatModTempMinV == 0)
Test Assessment Block/.../step_5_1:verify(HVBatModTempMaxV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_5_1:verify(HVBatClgOutletTempV == 0)
Test Assessment Block/.../step_5_1:verify(HVBatClgInletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(CellVltLow == false)
Test Assessment Block/.../step_6_1:verify(CellVltHigh == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(ModTempLow == false)
Test Assessment Block/.../step_6_1:verify(ModTempHigh == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(HVBatRdy == 1)
Test Assessment Block/.../step_6_1:verify(HVBatCellVltAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(HVBatCellVltMinV == 0)
Test Assessment Block/.../step_6_1:verify(HVBatCellVltMaxV == 0)



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(HVBatModTempAvgV == 0)
Test Assessment Block/.../step_6_1:verify(HVBatModTempMinV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(HVBatModTempMaxV == 0)
Test Assessment Block/.../step_6_1:verify(HVBatClgOutletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_6_1:verify(HVBatClgInletTempV == 0)
Test Assessment Block/.../step_7_1:verify(CellVltLow == true)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(CellVltHigh == false)
Test Assessment Block/.../step_7_1:verify(ModTempLow == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(ModTempHigh == false)
Test Assessment Block/.../step_7_1:verify(HVBatRdy == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(HVBatCellVltAvgV == 0)
Test Assessment Block/.../step_7_1:verify(HVBatCellVltMinV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(HVBatCellVltMaxV == 0)
Test Assessment Block/.../step_7_1:verify(HVBatModTempAvgV == 0)



[Back to Report SummaryBack to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(HVBatModTempMinV == 0)
Test Assessment Block/.../step_7_1:verify(HVBatModTempMaxV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_7_1:verify(HVBatClgOutletTempV == 0)
Test Assessment Block/.../step_7_1:verify(HVBatClgInletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(CellVltLow == true)
Test Assessment Block/.../step_8_1:verify(CellVltHigh == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(ModTempLow == false)
Test Assessment Block/.../step_8_1:verify(ModTempHigh == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(HVBatRdy == 0)
Test Assessment Block/.../step_8_1:verify(HVBatCellVltAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(HVBatCellVltMinV == 1)
Test Assessment Block/.../step_8_1:verify(HVBatCellVltMaxV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(HVBatModTempAvgV == 0)
Test Assessment Block/.../step_8_1:verify(HVBatModTempMinV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(HVBatModTempMaxV == 0)
Test Assessment Block/.../step_8_1:verify(HVBatClgOutletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_8_1:verify(HVBatClgInletTempV == 0)
Test Assessment Block/.../step_9_1:verify(CellVltLow == true)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(CellVltHigh == true)
Test Assessment Block/.../step_9_1:verify(ModTempLow == false)



[Back to Report SummaryBack to Signal Summary]

Name
Test Assessment Block/.../step_9_1:verify(ModTempHigh == false)
Test Assessment Block/.../step_9_1:verify(HVBatRdy == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(HVBatCellVltAvgV == 0)
Test Assessment Block/.../step_9_1:verify(HVBatCellVltMinV == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(HVBatCellVltMaxV == 0)
Test Assessment Block/.../step_9_1:verify(HVBatModTempAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(HVBatModTempMinV == 0)
Test Assessment Block/.../step_9_1:verify(HVBatModTempMaxV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_9_1:verify(HVBatClgOutletTempV == 0)
Test Assessment Block/.../step_9_1:verify(HVBatClgInletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_10_1:verify(CellVltLow == true)
Test Assessment Block/.../step_10_1:verify(CellVltHigh == true)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_10_1:verify(ModTempLow == false)
Test Assessment Block/.../step_10_1:verify(ModTempHigh == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_10_1:verify(HVBatRdy == 0)
Test Assessment Block/.../step_10_1:verify(HVBatCellVltAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_10_1:verify(HVBatCellVltMinV == 1)
Test Assessment Block/.../step_10_1:verify(HVBatCellVltMaxV == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_10_1:verify(HVBatModTempAvgV == 0)
Test Assessment Block/.../step_10_1:verify(HVBatModTempMinV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_10_1:verify(HVBatModTempMaxV == 0)
Test Assessment Block/.../step_10_1:verify(HVBatClgOutletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_10_1:verify(HVBatClgInletTempV == 0)
Test Assessment Block/.../step_11_1:verify(CellVltLow == true)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_11_1:verify(CellVltHigh == true)
Test Assessment Block/.../step_11_1:verify(ModTempLow == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_11_1:verify(ModTempHigh == false)
Test Assessment Block/.../step_11_1:verify(HVBatRdy == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_11_1:verify(HVBatCellVltAvgV == 0)
Test Assessment Block/.../step_11_1:verify(HVBatCellVltMinV == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_11_1:verify(HVBatCellVltMaxV == 1)
Test Assessment Block/.../step_11_1:verify(HVBatModTempAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_11_1:verify(HVBatModTempMinV == 0)
Test Assessment Block/.../step_11_1:verify(HVBatModTempMaxV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_11_1:verify(HVBatClgOutletTempV == 0)
Test Assessment Block/.../step_11_1:verify(HVBatClgInletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_12_1:verify(CellVltLow == true)
Test Assessment Block/.../step_12_1:verify(CellVltHigh == true)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_12_1:verify(ModTempLow == false)
Test Assessment Block/.../step_12_1:verify(ModTempHigh == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_12_1:verify(HVBatRdy == 0)
Test Assessment Block/.../step_12_1:verify(HVBatCellVltAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_12_1:verify(HVBatCellVltMinV == 1)
Test Assessment Block/.../step_12_1:verify(HVBatCellVltMaxV == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_12_1:verify(HVBatModTempAvgV == 0)
Test Assessment Block/.../step_12_1:verify(HVBatModTempMinV == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_12_1:verify(HVBatModTempMaxV == 0)
Test Assessment Block/.../step_12_1:verify(HVBatClgOutletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_12_1:verify(HVBatClgInletTempV == 0)
Test Assessment Block/.../step_13_1:verify(CellVltLow == true)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_13_1:verify(CellVltHigh == true)
Test Assessment Block/.../step_13_1:verify(ModTempLow == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_13_1:verify(ModTempHigh == false)
Test Assessment Block/.../step_13_1:verify(HVBatRdy == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_13_1:verify(HVBatCellVltAvgV == 0)
Test Assessment Block/.../step_13_1:verify(HVBatCellVltMinV == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_13_1:verify(HVBatCellVltMaxV == 1)
Test Assessment Block/.../step_13_1:verify(HVBatModTempAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_13_1:verify(HVBatModTempMinV == 1)
Test Assessment Block/.../step_13_1:verify(HVBatModTempMaxV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_13_1:verify(HVBatClgOutletTempV == 0)
Test Assessment Block/.../step_13_1:verify(HVBatClgInletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_14_1:verify(CellVltLow == true)
Test Assessment Block/.../step_14_1:verify(CellVltHigh == true)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_14_1:verify(ModTempLow == false)
Test Assessment Block/.../step_14_1:verify(ModTempHigh == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_14_1:verify(HVBatRdy == 0)
Test Assessment Block/.../step_14_1:verify(HVBatCellVltAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_14_1:verify(HVBatCellVltMinV == 1)
Test Assessment Block/.../step_14_1:verify(HVBatCellVltMaxV == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_14_1:verify(HVBatModTempAvgV == 0)
Test Assessment Block/.../step_14_1:verify(HVBatModTempMinV == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_14_1:verify(HVBatModTempMaxV == 1)
Test Assessment Block/.../step_14_1:verify(HVBatClgOutletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_14_1:verify(HVBatClgInletTempV == 0)
Test Assessment Block/.../step_15_1:verify(CellVltLow == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_15_1:verify(CellVltHigh == false)
Test Assessment Block/.../step_15_1:verify(ModTempLow == false)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_15_1:verify(ModTempHigh == false)
Test Assessment Block/.../step_15_1:verify(HVBatRdy == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_15_1:verify(HVBatCellVltAvgV == 0)
Test Assessment Block/.../step_15_1:verify(HVBatCellVltMinV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_15_1:verify(HVBatCellVltMaxV == 0)
Test Assessment Block/.../step_15_1:verify(HVBatModTempAvgV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_15_1:verify(HVBatModTempMinV == 0)
Test Assessment Block/.../step_15_1:verify(HVBatModTempMaxV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block/.../step_15_1:verify(HVBatClgOutletTempV == 0)
Test Assessment Block/.../step_15_1:verify(HVBatClgInletTempV == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Simulation

System Under Test Information

Model:	SensorMeasurements
Harness:	SensorMeasurements_Harness
Harness Owner:	SensorMeasurements/Fault Diagnosis System
Release:	Current
Simulation Mode:	normal

Override SIL or PIL Mode:	0
Configuration Set:	Configuration1
Start Time:	0
Stop Time:	20
Checksum:	4150466053 3968548805 2340032164 817708640
Simulink Version:	23.2
Model Version:	1.67
Model Author:	OWNER
Date:	Sun Feb 01 18:33:22 2026
User ID:	OWNER
Model Path:	C:\Users\OWNER\Downloads\BWC_Real_Repository\bwc\sw2-bms\Design\Test_SensorMeasurements\SensorMeasurements_Test\SensorMeasurements.slx
Machine Name:	LAPTOP-751I470L
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	0.001
Simulation Start Time:	2026-02-01 18:37:09
Simulation Stop Time:	2026-02-01 18:37:15
Platform:	PCWIN64